



**Curriculum Vita
August 2020**

Instructor: Gerald Patrick (Pat) Carter, Distinguished Lecturer
Academic Department: Engineering and Technology

University Address: Engineering and Technology
Austin AG/ET Building
Texas A&M University-Commerce
PO Box 3011
Commerce, TX 75429-3011

Office Phone: 903-886-5706

University Email Address: Patrick.Carter@tamuc.edu

Faculty Web Page Address: <https://new.tamuc.edu/department-of-engineering-and-technology/>

EDUCATION

- M.B.A. Engineering Management, University of Dallas, 1991
- M.S.E.E. Telecommunications Option, Southern Methodist University, 1985
- B.S.E.E. Computer Option, Louisiana Tech University, 1981

TEACHING EXPERIENCE

- *August 2017 – Present*, Distinguished Lecturer, Engineering and Technology, Texas A&M University – Commerce
 - 2017 Fall – ENGR 201 Computing for Engineers
 - 2017 Fall – TMGT 351 Managing Cultural Differences
 - 2018 Spring – EE 210 Digital Design
 - 2018 Spring – EE 220 Circuit Theory
 - 2018 Spring – TMGT 352 Cost Engineering
 - 2018 Fall – EE 210 Digital Design
 - 2018 Fall – ENGR 110 Introduction to Engineering
 - 2019 Spring – EE 210 Digital Design
 - 2019 Spring – ENGR 110 Introduction to Engineering
 - 2019 Fall – EE 210 Digital Design
 - 2019 Fall – EE 310 Digital Systems/Embedded Controllers
 - 2019 Fall – ENGR 110 Introduction to Engineering
 - 2020 Spring – EE 497 Special Topics – EPLD Design
 - 2020 Spring – ENGR 110 Introduction to Engineering
 - 2020 Spring – TMGT 458 Project Management

PUBLICATIONS

- Carter, Gerald, (1991), "Improving Testability Through Application of Total Quality Management and Concurrent Engineering", presented at Surface Mount International Conference, San Jose CA, Aug 1991

PROFESSIONAL EXPERIENCE

- *Aug 2017 – Present* – Distinguished Lecturer, Texas A&M University-Commerce
- *Jan 2009 – Aug 2017* – Program Manager, L3 Technologies, Greenville TX
- *Jan 2007 – Jan 2009* – Director of Engineering, L3
- *Jan 2006 – Jan 2007* – Director of Project Engineering, L3
- *Jul 2001 – Jan 2006* – Director of Systems Engineering, Raytheon/L3
- *Jan 1990 – Jun 2001* – Systems/Projects Engineer, E-Systems/Raytheon
- *Apr 1981 – Dec 1989* – Digital Hardware Designer/Manager, E-Systems